A passive-ramp extended-Ton controlled buck converter IC is proposed for modern mobile silicon-on-chip. The passive ramp modulation scheme eliminates the ramp generator. The output LC complex poles are decoupled with the feedforward of VOUT, and thus an integrator is enough to regulate its output. The transconduction of type-I integrator is scaled with the output integrating capacitor. A dynamic biased error amplifier with unlimited output current is adopted to halves the DVS settling time. The post simulation results show a 4MHz FSW, 2uA quiescent current, and a loading range from 30uA to 1.5A with >85% efficiency.
.jpg "Hsaio-Hsuan Chen photo")